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VSC Transmission System Using Flying Capacitor
Multilevel Converters and Hybrid PWM Control
Lie Xu, Senior Member, IEEE, and Vassilios G. Agelidis, Senior Member, IEEE
Abstract—A high-voltage direct current (HVDC) transmission
system based on three-level ﬂying capacitor (FC) multilevel con-
verters with hybrid pulse-width modulation (PWM) is presented
in this paper. Selective harmonic elimination PWM (SHE–PWM)
is used during normal operating conditions and is switched to
phase-shiftedsinusoidalPWM(PS–SPWM)duringanasymmetric
network fault. The generation of the switching patterns under
SHE–PWM control for each power device is described taking
into account the natural balancing of the FC voltages. A new and
simple control method for balancing the FC voltages when using
SHE–PWM is proposed which is based on the small change of
the ﬁring angle according to the polarity of the load current. The
FC voltage ripple under SHE–PWM control is estimated and
compared to that under PS–SPWM. A method to implement the
proposed hybrid PWM with capacitor voltage balancing is also
provided. Simulation studies on a 300-MW/ 150 kV voltage-
source converter transmission system are presented to conﬁrm the
satisfactory performance of the proposed system under active and
reactive power variations and single-phase fault conditions.
Index Terms—Flying capacitor multilevel converter, high-
voltage direct current (HVDC), selective harmonic elimination
pulse-width modulation (PWM), voltage balancing, voltage-source
converter (VSC) transmission.
I. INTRODUCTION
V
OLTAGE-SOURCE converter (VSC)-based high-voltage
direct current (HVDC) schemes using insulated-gate
bipolar transistors (IGBTs) (known as VSC transmission) have
attracted increasing attention [1]–[7]. The main advantages of
VSC transmission (as schematically shown in Fig. 1), when
compared to conventional HVDC systems based on line-
commutated thyristor converters, include:
• no requirement for external voltage source for commuta-
tion;
• ability to control the reactive power ﬂow independently at
each end and independently of the active power control.
However, VSC transmission systems have high-power losses
and relatively higher cost when compared to the conventional
HVDC system [7]. In order to maximize the potential of VSC
transmission systems, a number of technology breakthroughs
are required. One requirement is the reduction of the power
losses and the harmonic distortion generated by the converters.
Thiswillallowthereductionofcoolingneedsandspacerequire-
ments as well as increasing the system’s operating efﬁciency
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Fig. 1. Basic schematic concept of the VSC transmission system.
and reliability. The other one is to ensure that the system op-
erates satisfactorily during abnormal conditions, such as during
severe network unbalances.
Theoretically, one promising way forward could be the adop-
tion of a multilevel converter as a building block for the system.
There are a number of distinct multilevel converter topologies
which have been used or proposed for the VSC transmission
system, namely, the neutral-point clamped (NPC) converter [2],
[8], [9], the ﬂying-capacitor (FC) converter [7], [10], and the
multimodular converter [3], [4], [11]. While these multilevel
converters have their respective merits and shortcomings, the
selection of the converter topology is a detailed engineering de-
sign exercise [12]. It needs to take into account a number of pa-
rameters, including the system design and control, power loss,
cost, etc. [12].
Selective harmonic elimination pulse-width modulation
(SHE–PWM) allows certain harmonics, usually low-order
nontriplen harmonics, to be eliminated by properly selecting
the switching instants [13]–[20]. Due to the low equivalent
switching frequency and, thus, low switching power loss and
good harmonic performance, SHE–PWM has been widely used
for high-power applications. However, there is no reported
information in the open technical literature on the use of the
SHE–PWMforFCconverterswhicharetraditionallycontrolled
using phase-shifted sinusoidal PWM (PS–SPWM) [10], [21].
The output phase voltages generated by the SHE–PWM
method usually contain triplen harmonics which are then
cancelled by the coupling transformer providing the system is
balanced. However, during network unbalance, the converters
are required to produce three unbalanced outputs [22]. Thus,
conventional SHE–PWM cannot be used during unbalanced
network conditions since triplen harmonics will not be can-
celled under such conditions.
The objective of this paper is to present a study of a VSC
transmission system based on three-level FC converters using
the proposed hybrid PWM control (i.e., a combination of the
SHE–PWM and the PS–SPWM). This paper describes the
generation of the switching patterns with SHE–PWM and pro-
poses a method for FC voltage balancing. The impact of such
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Fig. 2. Three-level FC converter. (a) Single-phase circuit diagram. (b) Phase-
to-neutral voltage waveform and harmonic spectrum under PS–SPWM.
(Frequency ratio =1 5 , modulation index M =0 :95).
a method on FC voltage regulation is described and the circuit
for system implementation is illustrated. Furthermore, the
FC voltage ripple under the SHE–PWM scheme is estimated.
Selected simulation results on a 300-MW/ 150-kV system are
presented to show the performance of the system.
Thispaperisorganizedinthefollowingway.InSectionII,the
SHE–PWM method for three-level FC converters is discussed.
In particular, the way the SHE–PWM switching patterns are
generated along with the FC voltage control, the effect of the
proposed method on the FC voltage ripple, and the system im-
plementation are analyzed. The proposed hybrid PWM is out-
lined in Section III. Section IV brieﬂy describes the VSC trans-
mission system modeling and control design. A case study is
provided in Section V where simulation results are presented.
Finally, conclusions are drawn in Section VI.
II. SHE–PWM FOR THREE-LEVEL FC CONVERTER
A. Principles of FC Converters
Fig.2(a)showstheschematicdiagramofthesingle-phaseleg
of a three-level FC converter. and are the main dc capac-
itors and is the FC for phase a. During normal operation, the
mean voltages of the FCs for each phase are all charged at ,
where the voltage of the main dc bus voltage is . As a result,
thevoltageacrosseachswitchisonlyhalfofthedc-linkvoltage.
Fig. 2(b) shows the typical output phase-voltage waveform and
its corresponding harmonic spectrum using PS–SPWM. Two
high-frequency triangular carriers are phase-shifted by half the
carrier period and the switching patterns are generated by com-
paring these two carrier waveforms with the modulation signal.
The frequency of these carriers, also called the frequency ratio,
when normalized to the fundamental frequency of the modula-
tionsignal,ischosentobeequalto15fortheillustratedexample
(Fig. 2). This arrangement results in the switching frequency
for individual switches being the carrier frequency (i.e., 15 p.u.)
but the dominant harmonics of the output voltage are positioned
around double the carrier frequency and multiples thereof as
can be seen from the spectrum shown in Fig. 2(b). This dra-
matically reduces the switching power losses when compared
to a two-level VSC if similar output harmonic distortion is to be
achieved. Moreover, if similar power loss is to be maintained,
theproposedsystemrequiressmallersizeﬁlterswhencompared
to a two-level VSC.
Fig. 3. Phase-voltage waveform of a three-level converter under SHE–PWM
control (m switching angles per quarter cycle, main dc voltage is 2E).
B. SHE–PWM for Three-Level Converters
SHE–PWM for multilevel waveform has been studied in
[13]–[20] and only a brief description for three-level waveform
is given here. Fig. 3 shows a typical three-level voltage wave-
form under SHE–PWM control. As can be seen, there are
switching angles within a quarter of the fundamental cycle and
the usual quarter-wave and half-wave symmetry of the PWM
waveform is retained.
For the waveform shown in Fig. 3, in order to control the
fundamental voltage and to eliminate the low order non-triplen
harmonics up to the order of , the following set of
equations must be solved:
(1)
where is the equivalent modulation index which controls the
fundamental output voltage amplitude.
The main challenge associated with the SHE–PWM wave-
form is to obtain the analytical solutions of the nonlinear tran-
scendental equations given in (1). Many algorithms have been
proposed to deal with this problem. They rely either on the
starting values to obtain the exact solutions [13]–[16], or in-
troduce a relatively complicated method to ensure convergence
and ﬁnding all sets of solutions through a sequential homotopy-
based computation [17], use of resultant theory, and high-order
polynomials [18], and a minimization technique combined with
a random search and biased pattern for the initial values applied
directly to the set of the transcendental equations [19], [20].
Some general observations for the switching angles solutions
of the SHE–PWM method include:
• there are multiple sets of solutions;
• acrosstheentiremodulationindexrangesomeofthesesets
of solutions are discontinuous.
As an example, Fig. 4 shows one set of the solutions for nine
switching angles per quarter cycle which eliminate nontriplen
harmonics up to the 25th included. As can be seen, the solutions
discontinue at around the 0.64–0.65 modulation index.
C. SHE–PWM Switching Patterns Generation
For the three-level FC circuit shown in Fig. 2(a), for each
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Fig. 4. Calculated ﬁring angles for nine switching angles per quarter cycle
(nontriplen harmonics up to the 25th are eliminated).
Fig. 5. Generation of the switching patterns. (a) Ideal output three-level phase
voltage. (b) Switching pattern I. (c) Switching pattern II.
plimentaryandthesameappliestothetwoinnerswitches.Thus,
for the phase-a leg, assuming the FC voltage is , its output
phase-to-neutral voltage can be expressed as
(2)
where and represent the switching states for the
switches and , respectively. and take the value
of 1ifthecorrespondingswitchis ONand0if thecorresponding
switch is OFF.
According to the desired output voltage waveform under
SHE–PWM control and (2), the switching patterns for the
switches can be identiﬁed. There are many different combina-
tions of switching patterns which all generate the same output
voltage waveform. Taking into account the operation of FC
converters, the main criteria for choosing the optimal switching
patterns are as follows.
1) The switching stresses for the switches should be kept
even. This implies that the number and the distribution of
the switching angles for each switch should be similar.
2) Multiple switching (i.e., inner and outer switches switch at
the same time, should be avoided).
3) Under ideal conditions, theFC is able to achieveautomatic
voltage balance within each fundamental frequency cycle
for all possible operating modes.
For a voltage waveform of nine switching angles per quarter
cycle, Fig. 5 shows two different switching pattern arrange-
ments. It can be seen from Fig. 5 that both switching patterns
meet the ﬁrst and the second criteria and result in a similar
switching number for the two switches and (i.e., the
average switching frequency ratios for and are all
equal to nine). To achieve similar harmonic performance with
PS–SPWM, the switching frequency ratio of 15 is required.
This indicates that with SHE–PWM, the switching loss of the
Fig. 6. Effect of the switching angles on the variation of the FC voltages.
(a) Switching patterns. (b) Interval during which the FC voltage varies and the
direction of the variation: “+” indicates voltage increase and “￿” indicates
voltage decrease. (c) FC voltage control by slightly modifying the switching
angles (i>0) “"” and “#” refer to increasing and decreasing FC voltage,
respectively; “!” and “ ” refer to the increase and decrease of the switching
angles, respectively.
FC converter can be reduced substantially if similar harmonic
performance is to be retained.
To evaluate the impact of the two switching patterns on FC
voltage variation (i.e., the third criterion), a program was de-
signed using MathCAD [23]. The program generated the two
switching patterns and calculated the corresponding FC voltage
variations for all possible operating conditions (i.e., rectiﬁer, in-
verter, purely capacitive, and purely inductive load conditions).
It has been found that with switching pattern I, for each of the
fouroperationalmodes,theFCvoltageattheendofeachfunda-
mental period goes back to the value it started at the beginning
of that period. This indicates that the FC voltage is automati-
cally balanced under ideal conditions with switching pattern I.
However,with switchingpatternII, whentheconverteroperates
at purely inductive or capacitive mode, the FC voltage cannot
achieve automatic balance. Thus, switching pattern II does not
meet thethird criterion and cannot be used.For anyother output
voltage waveforms with a different number of switching an-
gles, the same principles can also be applied to ﬁnd the optimal
switching patterns.
D. FC Voltage Control
In a practical system, the control signals could have a
slightly different duty cycle, the power devices have different
characteristics, and the load current may be temporary asym-
metrical. Consequently, the voltages of the FC can vary even
with switching pattern I. Therefore, appropriate methods must
be integrated in the control to ensure the balance of the FC
voltages.
The current ﬂowing into the FC can be expressed using the
switching states of the power devices as
(3)
where is the output phase current.
According to (3), the voltage variations of the FC within each
switching period can be synthesized and the results are shown
in Fig. 6 for half a fundamental period. Speciﬁcally, Fig. 6(a)696 IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY 2007
Fig. 7. Schematic diagram of the proposed capacitor voltage-control method.
shows the switching patterns and Fig. 6(b) shows the varia-
tions of the FC voltage for different phase current polarities.
During the intervals which are marked black in the ﬁgure, the
FC voltage varies according to the sign indicated. As the av-
erage FC voltage is determined by its charging and discharging
energy, in order to control the FC voltage, the switching angles
are thus slightly modiﬁed to change the average charging and
discharging times of the FC within each fundamental period.
For example, assuming the output phase current is positive (i.e.,
), if the average FC voltage is too low and needs to be in-
creased, the ﬁring angles of , , , , and are slightly
increased while , , , and are slightly decreased. As
schematically illustrated in Fig. 6(c), this causes the charging
time of the FC to increase and the discharging time to decrease
and, consequently, the average FC voltage increases. The oppo-
site actions apply if needs to decrease or the output phase
current is negative. The changes of the switching angles are
usually very small such that good harmonic performance of the
SHE–PWM waveform is maintained.
The capacitor voltageregulation undersuch a control method
canbeestimatedbyconsideringthechangesofthechargingand
discharging times. Assume the change of the switching angle is
(degree) and the phase current is , the
changeofthecapacitorchargewithinhalfthefundamentalcycle
( to ) for SHE–PWM with switching angles
per quarter cycle is given by
(4a)
where and is the fundamental period. Thus,
the FC voltage change with one fundamental period is given by
(4b)
Fig. 7 shows the schematic diagram of the proposed FC
voltage control scheme. For a three-phase converter, three such
controllers are required, one for each phase. The phase current
is measured and its polarity is determined. The error of
the FC voltage is also calculated and passed into a hysteresis
controller, which generates the FC voltage status . The
ﬁring angles are then modiﬁed according to and as
shown in Fig. 7. The constant , shown in Fig. 7, is normally
very small (i.e., in the range of 0.1–0.2 of a degree so that the
beneﬁts of good harmonic characteristics of the SHE–PWM
method are not affected). As can be seen, large voltage error
generates a larger value of and results in larger switching
angle changes which indeed provides faster voltage correction.
This is especially useful during or immediately after transients
as the system can provide fast voltage balancing to minimize
the stresses on the power devices. The harmonic distortion may
temporarily increase during such conditions. However, this
may not be a concern under transient conditions.
E. FC Voltage Ripple Estimation
As can be seen from Fig. 6, if the longest FC charging or
discharging period coincides with the peak of the phase current,
itresultsinthemaximumFCvoltageripple.Furthermore,Fig.6
also shows that within the converter operating range, at phase
anglescloseto0and ,twoconsecutiveFCvoltagechangescan
have the same direction for a long period (large as seen from
Fig. 3). Therefore, maximum FC voltage ripple is generated if
theac current is around its maximum value at 0or (i.e., purely
inductive or capacitive operation). The maximum FC voltage
ripple with SHE–PWM can then be estimated for this speciﬁc
switching angle arrangement as
(5)
For comparison, the maximum FC voltage ripple under
PS–SPWM control is also generated under purely inductive or
capacitive mode and it is given by
(6)
where is the period of the carrier frequency.
Thus, the ratio of the FC voltage ripples between the two al-
ternative PWM methods is given as
(7)
where is the frequency ratio.
As described in previous sections, the equivalent switching
frequency ratio for SHE–PWM with nine angles per quarter
cycleisnine.ForPS–SPWMwiththesameswitchingfrequency
ratio, (7) indicates the ratio of the FC voltage ripple between the
two PWM methods is 1.23 at where the maximum
is 12.3 . If the frequency ratio of 15 were used for PS–SPWM
to achieve similar harmonic performance as SHE–PWM, (7)
would give a value of 2.05.
F. System Realization
A possible way for implementing the proposed SHE–PWM
method is schematically shown in Fig. 8. It involves the
generation of a triangular reference waveform, which has
the same frequency and phase shift as the desired converter
ac voltage output. For a three-phase system, three triangular
reference waveforms are needed with each phase shifted by
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Fig. 8. Schematic diagram of the implementation of SHE–PWM for the three-
level FC converter with FC voltage forced balancing (nine angles per quarter
cycle).
the controller output, the switching angles are fetched from
the lookup table. Taking into account the requirement of FC
voltage balancing control, a number of switching thresholds
(i.e., ) are generated. They
are then compared to the triangular reference waveforms to
generate the switching signals for the power devices.
III. PROPOSED HYBRID PWM
Under normal operation, the three-phase ac system is bal-
anced (or with very little unbalance) and, therefore, the three-
phaseoutputvoltagesfromtheconverterarealsobalanced.Con-
sequently, triplen harmonics contained in the converter output
voltages with SHE–PWM control are cancelled by the delta
or open star-connected transformer secondary windings. How-
ever, during severe ac system unbalanced conditions, especially
during an asymmetrical fault, in order to control the system
properly, the converter is required to output unbalanced three-
phase voltages [22]. If the same SHE–PWM method were used,
large triplen harmonics would appear on the network side, as
they could not be completely cancelled by the transformer.
On the other hand, the commonly used PS–SPWM automat-
ically suppresses all low-order harmonics including the triplen
ones and, thus, can be used for generating the pulses under un-
balanced condition. The FC voltages under PS–SPWM can also
be fully controlled by control actions even under transient con-
ditions [24]. To combine the advantages of both SHE–PWM
and PS–SPWM, the use of a hybrid PWM scheme for VSC
transmission systems based on the FC converter is proposed
in this paper (i.e., the SHE–PWM is used under normal oper-
ating conditions and this is switched to PS–SPWM under un-
balanced conditions). The carrier frequency when switched to
PS–SPWM is selected such that the lowest dominant harmonic
frequencies under PS–SPWM are similar to that of SHE–PWM.
Thus, the harmonic distortion on the ac side is still reasonable
even under fault conditions. It is inevitable that the semicon-
ductor devices now have to switch at a higher frequency than
the equivalent switching frequency of SHE–PWM and, there-
fore, the switching losses of the power devices could increase.
Fig. 9. Implementation of the proposed hybrid PWM strategy.
Fig. 10. Simpliﬁed circuits of one end of the VSC transmission system in the
positive sequence (dq) frame rotating at a speed of +! and negative se-
quence (dq) frame rotating at a speed of ￿! . (a) (dq) frame. (b) (dq)
frame.
It is anticipated that proper design should eliminate any prob-
lems associated with this higher switching frequency as the du-
ration of a typical fault is fairly short. In addition, the current
limit during such conditions can be reduced accordingly if re-
quired to lower the power losses.
Fig. 9 shows a schematic diagram of the proposed hybrid
PWM where and represent the positive and negative
amplitudes of the controller outputs. During normal operation,
as the unbalance is very small, the output from the hysteresis
controller is 0. Thus, the pulses generated by the SHE–PWM
generator will be passed to the gate drivers to control the con-
verter.Iftheunbalanceincreases,whichcauses toincrease,
becomes 1 and the outputs from the PS–SPWM generator are
selected.
IV. VSC TRANSMISSION ANALYSIS AND CONTROL
To analyze a VSC transmission under unbalanced voltage
supply,thethree-phasevoltagesandcurrentsareusuallydecom-
posed into positive- and negative-sequence components. Due
to the delta- or open-star connected transformer, zero-sequence
components do not exist on the converter side. The simpliﬁed
ac equivalent circuits for a VSC transmission system are shown
in Fig. 10(a) and (b) in the positive and negative
reference frames, respectively, where and are the source
and converter output voltages, and is the angular frequency
of the source voltage.
According to Fig. 10, in the and reference
frames, the ac system can be expressed as [22]
(8a)
where
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Superscripts and refer to the positive and negative
reference frames while subscripts and refer to the
positive and negative components.
The active and reactive power inputs at the transformer pri-
mary side are expressed as [22] and [25]
(9a)
where , , , and are given by
(9b)
Neglecting the converter power loss and considering the ac
and dc power balancing equation, the dc-side system can be ex-
pressed as
(10)
where is given by (9a) and (9b).
Under normal operation, one converter controls the dc
voltage, namely the dc voltage controller (DCVC), and the
other controls the transmitted active power, namely the active
power controller (APC). Both converters can also perform
independent reactive power (ac voltage) control. The positive
and negative current references and are generated
according to various control objectives (i.e., the requirements
of and ). During an asymmetrical fault, it may be
preferred to eliminate the second harmonic power input to (or
output from) the converter. Thus, there will be no second-order
harmonic on the dc side and the operation of the healthy side
network will not be affected. Therefore, referring to (9b), the
two power oscillation terms and need to be zero.
The and can then be calculated according to the
values of , , , and . For the DCVC, usually
comes from the dc voltage regulator while for the APC, is
set by the system operator.
The current loop is normally separated into two controllers
(i.e., a positive-sequence current controller in the frame
and a negative-sequence current controller in the frame
[24]). The main challenge associated with such a design is to
remove the interaction between the positive- and negative-se-
quence current controllers. This requires the decomposition
of the positive- and negative-sequence components from the
voltage and current. However, as the process of extracting the
positive- and negative-sequence components (both current and
voltage) involves considerable time delay, the system cannot be
decoupled under transient conditions. To solve this problem, a
new control method was proposed in [22] which uses a main
controller and an auxiliary controller.
The current and voltage which contain both positive- and
negative-sequence components can be expressed in the
frame as
(11)
Therefore, in the frame, the system represented by (8)
is expressed as
(12)
where and refer to the converter outputs controlled
by the main and the auxiliary controllers, respectively.
The main controller uses decoupling control without in-
volving any positive- and negative-sequence decomposition.
Thus, is controlled as
(13)
where is given by
(14)
Substituting (13) and (14) into (12) and splitting into positive
and negative subsystems, the dynamics of positive-sequence
currents are then given by
(15a)
where
(15b)
Neglecting the integral term in (14), the dynamics of the nega-
tive-sequence current in the frame are given by
(16)
Based on (16), the auxiliary controller can be designed in the
reference frame by extracting the negative-sequence cur-
rent. Similar ways as shown in (13) and (14) (i.e., containing
a decoupling component and a PI regulator can then be used).XU AND AGELIDIS: VSC TRANSMISSION SYSTEM USING MULTILEVEL CONVERTERS 699
Fig. 11. Schematic diagram of one end of the simulated system.
However, due to the time delay involved into the decomposi-
tion of the positive- and negative-sequence currents, the system
cannot achieve satisfactory decoupling under transient condi-
tions. Instead, the so-called cross coupling control [22] is used
and is given by
(17)
Substituting (17) into (16) results in the dynamics of the
negative-sequence currents becoming
(18a)
where
(18b)
The appropriate selection of and of the main con-
troller can provide good control of the positive-sequence cur-
rents as indicated in (15). For the auxiliary controller, as the
control parameters are chosen such that is always
met, according to (18), and follow their respective
references and the interactions between the negative-sequence
- and -axis currents are small.
V. SYSTEM STUDIES
A VSC transmission system rated at 300 MW/ em-
ployingthree-levelFCconverterswassimulatedusingMATLAB/
SIMULINK [26]. Fig. 11 shows one terminal of the simulated
system. The previously described SHE–PWM control with nine
switching angles per quarter cycle and the hybrid PWM were
implemented. The frequency ratio of 15 was used for the imple-
mentation of the PS–SPWM. The FC voltage balancing control
with PS–SPWM is based on the method proposed in [24] which
adds small square correcting waveforms to the normal modu-
lation signals. The objective for active power control during an
asymmetrical fault is that the converter active power import/ex-
port does not contain any second-order power oscillations so
that the other end of the ac network will not be affected by the
fault while the system continues transmitting active power at a
reduced level.
ItisassumedthatthemaindccapacitorandFCswereinitially
charged at 300 kV and 150 kV, respectively, prior to enabling
both converter stations. Both converters were enabled at 0.05 s
and then various reactive and active power orders were applied
to the APC. Reactive and active power orders of 100 MVar at
a rate of 100 MVar/20 ms and 200 MW (inverter operation)
at a rate of 100 MW/20 ms were applied at 0.1 s and 0.2 s,
respectively. A single-phase-to-ground fault was applied to the
APC side at 0.8 s and cleared at 1.0 s. The proposed FC voltage
balancing control was initially enabled but was disabled at 0.57
sand re-enabled at0.69s.Themaximum peakconvertercurrent
was set at 2 kA. Selected simulation results for the APC side are
shown in Fig. 12 when the APC operated as an inverter. It has
beenfoundthatthewaveformsfortheDCVCareverysimilarto
those shown in Fig. 12 but not shown in the paper due to space
limitations.
Fig. 12(a)–(d) shows the positive- and negative-sequence
current references and responses on the APC side. When a
single-phase fault occurred at 0.8 s, the system switched from
SHE–PWM to PS–SPWM control at around 0.82 s. It can be
seen that the system performs well during active and reactive
power variations. Both the positive- and negative-sequence
currents are well controlled under single-phase fault conditions.
Once the fault is cleared and after the system has gone back to
normal operation, the system is switched back to SHE–PWM
at 1.2 s. It has been found that the instant for switching back
to SHE–PWM from PS–PWM should not solely rely on the
measurement of as small oscillations may exist but also
need to include the negative-sequence current and voltage.
Fig. 12(e) shows the main dc and FC voltages which indicate
that both voltages are well controlled throughout the whole
operating range. The power output from the converter depicted
in Fig. 12(f) clearly shows that there is no second-order oscilla-
tion even during the single-phase-to-ground fault. The voltage
THD shown in Fig. 12(g) is around 2% during steady-state.
The effectiveness of the FC voltage control with SHE–PWM
is further illustrated in Fig. 13(a) and (b). When the FC voltage
balancing control is disabled at 0.57 s, the FC voltage moves
away from the desired value of 150 kV but quickly moves back
after it is re-enabled at 0.69 s. The ac voltage THD is increased
during the period of 0.57 s–0.69 s due to the increase of the FC
voltage unbalance.
The phase voltage and current waveforms around the time
of the switching from SHE–PWM to PS–SPWM at 0.82 s are
shown in Fig. 14(a) and (b), respectively. As can be seen, the
switching between the two PWM methods was very smooth.
Similar results were obtained when the system is switched back
from PS–SPWM to SHE–PWM but are not shown here once
again due to space limitations.700 IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY 2007
Fig. 12. Simulated waveforms on the APC side (FC voltage control disabled at 0.57 s and re-enabled at 0.7 s, single-phase-to-ground fault applied at 0.8 s and
clearedat1.0 s,converterswitchedbackto SHE–PWMcontrol at1.2s). (a)Converterpositived–q current references.(b)Converterpositived–q currentresponses.
(c) Converter negative d–q current references. (d) Converter negative d–q current responses. (e) Main dc and ﬂying capacitor voltages. (f) Active power input
measured at the converter side. (g) AC voltage THD. (h) Converter ac phase current.
Fig. 13. Effect of FC voltage control with SHE–PWM. (a) Filtered FC voltage. (b) AC voltage THD.XU AND AGELIDIS: VSC TRANSMISSION SYSTEM USING MULTILEVEL CONVERTERS 701
Fig. 14. Snapshots of voltage and current waveforms around the time of asymmetric fault (fault occurred at 0.8 s, SHE–PWM switched to PS–SPWM at 0.82 s).
(a) Phase voltage. (b) Phase current.
VI. CONCLUSION
A VSC transmission system based on three-level FC con-
verters and hybrid PWM control is studied in this paper.
SHE–PWM is used during balanced network conditions and is
switched to PS–SPWM during an asymmetrical network fault.
The generation of the switching patterns under SHE–PWM for
each power device is described taking into account the natural
balancing of the FC voltage. FC voltage balancing control has
been investigated and a method based on the slight modiﬁcation
of the ﬁring angles to change the charging and discharging pe-
riod of the FC has been proposed. The FC voltage ripple under
SHE–PWM is estimated and compared to that under PS–PWM
control. The circuits for implementation of SHE–PWM for
the three-level FC converter are illustrated. Simulation studies
on a 300 MW/ 150-kV system show the effectiveness of the
hybrid PWM and the FC voltage balancing strategy. This type
of VSC transmission system has low switching power loss and
provides satisfactory response even under severe single-phase
fault operating conditions.
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